FPGA Design
UST
All India • 2 months ago
Experience: 5 to 12 Yrs
PREMIUM
Deal of the Day
--:--:--
7 Days Free Trial
Upgrade to CVX24 Premium
- Free Resume Writing
-
Get a Verified Blue tick
- See who viewed your profile
- Unlimited chat with recruiters
- Rank higher in recruiter searches
- Get up to 10× more recruiter visibility
- Auto-forward profile to 10 top recruiters
- Receive verified recruiter messages directly
- Unlock hidden jobs, not visible to free users
$0
Activate
$0
A small token amount will be charged to verify.
Get Refund in 48 Hours.
After free-trial 6 Months subscription will be auto Activated @ $
1
(Cancel Anytime).
Free Earplugs Delivery Only after Payment of Rs. 99 for Five Consecutive Months.
Enter Your Details
Job Description
Job Description:
As a FPGA Design Engineer in Bangalore, you will be responsible for the following:
- Experience with FPGA system design from IP Integration to implementation, Verilog RTL based IP design, Verilog/System Verilog based testbench development
- Experience with AMD Vivado & Vitis SDK & VItis AI tools
- Experience with C/C++ in developing Embedded FW & scripting automation using Python
- Experience with Petalinux build flow, familiarity with Uboot, linux driver changes and FPGA SoC debugging
Qualifications Required:
- Minimum 5 to 12 years of experience in FPGA design
- Proficiency in Verilog RTL, System Verilog, C/C++, Python
- Familiarity with AMD Vivado, Vitis SDK & VItis AI tools
- Experience with Petalinux build flow, Uboot, and linux driver changes
Please share your resume to View email address on click.appcast.io Job Description:
As a FPGA Design Engineer in Bangalore, you will be responsible for the following:
- Experience with FPGA system design from IP Integration to implementation, Verilog RTL based IP design, Verilog/System Verilog based testbench development
- Experience with AMD Vivado & Vitis SDK & VItis AI tools
- Experience with C/C++ in developing Embedded FW & scripting automation using Python
- Experience with Petalinux build flow, familiarity with Uboot, linux driver changes and FPGA SoC debugging
Qualifications Required:
- Minimum 5 to 12 years of experience in FPGA design
- Proficiency in Verilog RTL, System Verilog, C/C++, Python
- Familiarity with AMD Vivado, Vitis SDK & VItis AI tools
- Experience with Petalinux build flow, Uboot, and linux driver changes
Please share your resume to View email address on click.appcast.io
Skills Required
Posted on: March 5, 2026
Relevant Jobs
Step 2 of 2